I am writing few bytes of data to OCM memory from R5 and calling Xil_DCacheFlush(). But many times the data is not been flushed to OCM.
I have enabled both the D and I Cache at the start of my main().
Is there any condition, only then cache flush works ?
HW : Zynq Ultrascale + on ZCU102