UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Adventurer
Adventurer
114 Views
Registered: ‎04-11-2019

About AXI Interconnect Address Width Settings

I made the custom AXI peripherial IP to use in the Top Block design.

The problem's  custom IP  AXI Crossbar bus ( AXI_Interconnect ) has a width 31 bits meanwhile I need 32 bits ( desirable address 0x8100 0000 for example) according to the Top Block design Address Map.  Vivado doesn't allow to modify and save AXI Crossbar Adrress Width Value. Can you recommend?

Xbar_problem.png
0 Kudos
1 Reply
Moderator
Moderator
70 Views
Registered: ‎06-30-2019

回复: About AXI Interconnect Address Width Settings

Hi @olkhramus ,

 

Did you add this IP mannually?

It is suggested to add axi interconnect by vivado tool using Run Connection Automation.

Tool will auto-assign the address width.

-------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------------------------------
如果提供的信息能解决您的问题,请标记为“接受为解决方案”。
如果您认为帖子有帮助,请点击“奖励”。谢谢!
-------------------------------------------------------------------------------------------------
0 Kudos