UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
276 Views
Registered: ‎09-25-2017

[BD 41-70] Exec TCL: The proposed address conflicts with peripheral

Hi,

  Vivado 2018.1

  i am getting this error in messages

Block Design (1 error)

    >  set_property offset 0x40000000 [get_bd_addr_segs {microblaze_0/Data/SEG_rgb422_0_S00_AXI_reg}]

        > [BD 41-70] Exec TCL: The proposed address 0x40000000 [ 64K ] conflicts with peripheral /fzetton_fmc_gpio/S_AXI/Reg mapped into segment /microblaze_0/Data/SEG_fzetton_fmc_gpio_Reg at 0x40000000 [ 64K ].

Even with this error, I am able to complete synthesis.

 

I have unmapped all address asignment and used auto map slave but the error message does not go away.  I have also tried to move fzetton_fmc_gpio address but the same message persists.

Regards,

Neo

0 Kudos
1 Reply
Moderator
Moderator
213 Views
Registered: ‎11-09-2015

Re: [BD 41-70] Exec TCL: The proposed address conflicts with peripheral

Hi wtneo@leica,

Can you share a screenshot of your address editor tab? Pleas make sure to expend all the interfaces.

My guess is that the fzetton_fmc_gpio  is still mapped at 0x400000 for one interface.

Regards,


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos