UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
729 Views
Registered: ‎06-20-2018

DMA from PS GEMx to PL PCIe

Device is ZYNQ UltraScale+ MPSOC

I want move data from PS GEMx to PL PCIe Gen3 x4. My plan is to use GEM built in DMA to move data out to PL BRAMs and then use PL PCIe DMA to move data from PL BRAMs to PCIe interface. Based on UG1085, p1056, Fig. 35-1,  the path will be GEM --> IOP Outbound --> LPD Main Switch --> M_AXI_HPM0_LPD --> PL. Will it work? Is there any other better solution?

Thanks
Chris

 

 

0 Kudos
3 Replies
Moderator
Moderator
675 Views
Registered: ‎07-31-2012

Re: DMA from PS GEMx to PL PCIe

Hi @chrischan,

 

Could you try with M_AXI_HPM0_FPD for PS GEM to PL section which should work?

 

Regards

Praveen


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Contributor
Contributor
642 Views
Registered: ‎06-20-2018

Re: DMA from PS GEMx to PL PCIe

Hi Praveen,

     Based on UG1085, p1056, fig 35-1, are you suggesting GEM --> IOP Outbound --> LPD Main Switch --> CCI Coherency And Bypass --> FPD Main Switch --> M_AXI_HPM0_FPD --> PL? it seems like a longer path than using M_AXI_HPMO_LPD?

Chris

 

 

0 Kudos
Moderator
Moderator
593 Views
Registered: ‎04-17-2011

Re: DMA from PS GEMx to PL PCIe

PS GEM has a FIFO interface to PL. (Refer page 1002 of the GEM guide in TRM http://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf)

I am guessing you are trying to access the GEM RX/TXFIFO to transfer the data to PL BRAM using the GEM DMA engine. In that case you should be using the GEM DMA engine as a Master on the PS AXI LPD interconnect as you had mentioned in your post with a 32-bit data access width. FPD interconnect can also be used but it would be of slightly higher latency than LPD.

We have an XAPP which you can refer for more information: https://www.xilinx.com/support/documentation/application_notes/xapp1305-ps-pl-based-ethernet-solution.pdf

Regards,
Debraj
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos