UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer alexkroh
Observer
410 Views
Registered: ‎04-25-2015

Data transfer issues between ARM processor and PL when using HLS

Jump to solution

Hi,

  I am trying to use HLS 2018.2 to accelerate the sha_stream benchmark in the CHStone suite. The function prototype is:

void sha_stream (const BYTE indata[VSIZE][BLOCK_SIZE], const int in_i[VSIZE], INT32 sha_info_digest[5])

I am using the directives:
s_axilite port=return
m_axi port=indata offset=slave
s_axilite port=in_i
m_axi port=sha_info_digest offset=slave

When I setup debug probes I observe:
1. IP writes sha_info_digest
2. IP reads sha_info_digest
3. IP writes sha_info_digest
4. Processor observes "Done" is asserted

The obvious problem is that indata is never read.

Can anyone provide any tips for solving/debugging this problem?

Thanks,

    - Alex

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Observer alexkroh
Observer
368 Views
Registered: ‎04-25-2015

Re: Data transfer issues between ARM processor and PL when using HLS

Jump to solution

Ah! Never mind.

in_i is the length of data and I was not using the generated driver correctly for sending it to the IP (data length was 0). That will learn me for not checking return values!

View solution in original post

0 Kudos
1 Reply
Highlighted
Observer alexkroh
Observer
369 Views
Registered: ‎04-25-2015

Re: Data transfer issues between ARM processor and PL when using HLS

Jump to solution

Ah! Never mind.

in_i is the length of data and I was not using the generated driver correctly for sending it to the IP (data length was 0). That will learn me for not checking return values!

View solution in original post

0 Kudos