UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
2,638 Views
Registered: ‎10-24-2011

How to configure arbitration priority of DDR Controller in Zynq-7000?

As I know ,Zynq-7000 has 4 AXI interface connected to DDR Controller,now my design is:PL access DDR through HP0 port,and I want HP0 port has the highest priority to access DDR,how to do this?

0 Kudos
1 Reply
Highlighted
Adventurer
Adventurer
2,629 Views
Registered: ‎10-24-2011

Re: How to configure arbitration priority of DDR Controller in Zynq-7000?

Is anyone know the result?thank you in advance
0 Kudos