UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor hendrix_wang
Visitor
637 Views
Registered: ‎03-29-2018

How to do in block design to interface user logic with Bram or Bram controller using bus instead of separate signals?

Hello!
In Zync7030 design with Block Design,while PS communicating with user logic using Brams,Bram and its controller have interfaces which can zip and expand,but user logic cannot do that way,that will make the block diagram very difficult to read.So can user logic interface be a bus or harness.
Thanks!
0 Kudos
2 Replies
Visitor hendrix_wang
Visitor
474 Views
Registered: ‎03-29-2018

Re: How to do in block design to interface user logic with Bram or Bram controller using bus instead of separate signals?

Ok,that's simple.First to pack user logic to an IP,then open the XML file to customerize the ports to buses.Xilinx offers lot of bus categories can cover almost any interfaces.
0 Kudos
Moderator
Moderator
454 Views
Registered: ‎07-31-2012

Re: How to do in block design to interface user logic with Bram or Bram controller using bus instead of separate signals?

Hi @hendrix_wang,

 

Did the flow helped you to move forward?

 

Regards

Praveen


-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos