UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer noami9226@
Observer
431 Views
Registered: ‎10-31-2019

JTAG-to-AXI IP Core

Jump to solution

Is it possible to write a testbech code to simulate my design shown in the pictureee.jpg?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Adventurer
Adventurer
403 Views
Registered: ‎04-04-2018

Re: JTAG-to-AXI IP Core

Jump to solution
You should be able to. Refer to chapter 5 in the PG for commands. If possible, generate example design and see what is done there.

Steve Markgraf - Distinguished FPGA Design & Support Engineer E5-E
www.designlinxhs.com

View solution in original post

3 Replies
Highlighted
Adventurer
Adventurer
404 Views
Registered: ‎04-04-2018

Re: JTAG-to-AXI IP Core

Jump to solution
You should be able to. Refer to chapter 5 in the PG for commands. If possible, generate example design and see what is done there.

Steve Markgraf - Distinguished FPGA Design & Support Engineer E5-E
www.designlinxhs.com

View solution in original post

Adventurer
Adventurer
343 Views
Registered: ‎04-04-2018

Re: JTAG-to-AXI IP Core

Jump to solution
It appears that the JTAG to AXI Master does not support simulation.
This is from the example design test bench:
$display("-------------------------------------------------------");
$display("JTAG_AXI do not support simulation");
$display("Test completed successfully");
$display("-------------------------------------------------------");
$finish;

The commands listed in chapter 5 must be for running on hardware.
I think you could simulate design, but you would need to use an AXI Traffic Generator in AXI4-Lite mode and add another MAster and SLave port to your interconnect.

Sorry for the misinformation.

Steve Markgraf - Distinguished FPGA Design & Support Engineer E5-E
www.designlinxhs.com
Observer noami9226@
Observer
332 Views
Registered: ‎10-31-2019

Re: JTAG-to-AXI IP Core

Jump to solution
Many thanks to you.
0 Kudos