UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie beuny@vvdn
Newbie
420 Views
Registered: ‎08-06-2018

MIO to GPIO Mapping for Xilinx MPSoC

Hi

We are using XCZU4CG-SFVC784-1-e  Xilinx Zynq Ultrascale+ MPSoC. It has got 78 MIOs and 96 EMIOs.

Can anyone help to undersatnd how these MIOs /EMIOs can be mapped to GPIOs..?

For ZCU102 Board, the Calculation Formulae is baseN + EMIO next (96) + MIO(78).

96 EMIO [3 banks [b0,b1,b2] of 32 pins = 3*32] + 78 MIO [3 banks [b0,b1,b2] of 26 = 3*26].BaseN is equal to 338.

Can we use the same for any MPSoC....?

Please help......

0 Kudos
1 Reply
Moderator
Moderator
388 Views
Registered: ‎09-12-2007

Re: MIO to GPIO Mapping for Xilinx MPSoC

I have discussed the pin mapping in the forum post below.

https://forums.xilinx.com/t5/Embedded-Linux/GPIO-control-in-Linux-sysfs/td-p/833075

0 Kudos