UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor sraza12345
Visitor
4,314 Views
Registered: ‎11-09-2014

Problem with baremetal debugging on Zc702 core#0.

Hi,

 

I am trying to  debug a bare metal application on (cortex-a9) core#0 that involves semi-hosting (using rdi) in the form of a printf statement in the code for which I am enabling Software Interrupt (SWI) by setting bit 2 of cortex a9 vector catch register.

The code debugging works fine but as soon as I step over the printf statement the code gets stuck in a loop and never recovers back and thus no output of printf is shown on the debug console.

 

Strange thing is that when I run the same code on core#1 then it runs without any problem and shows the output of printf statement in the debug console.

 

So do i need someting else for setting up vector catch for core#0 on zc702 ?

 

Please help me, I am really stuck.

I have tried looking into the TRM but could not find any information regarding vector catch or SWI.

 

Waiting for response......

Thanks.

0 Kudos
1 Reply
Visitor sraza12345
Visitor
4,294 Views
Registered: ‎11-09-2014

Re: Problem with baremetal debugging on Zc702 core#0.

Any help !!!!

 

I am really stuck

0 Kudos