UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer l.sara_tg
Observer
1,546 Views
Registered: ‎09-08-2017

Zedboard Zynq error AXI DMA SgIntErr and lwip UDP

Jump to solution

Dear all,

I would like to use Zedboard  Evaluation Board 7z020 in order to send lots of bytes over Gigabit Ethernet (bare metal system).

The PS should receive bytes from PL through AXI DMA Rx  interrupt and then it should transfer them over GbE.

DMA SG Stream to MM occurs every 20ms and transfer 32Byte of data to PS.

My firts attempt, which was working well, was the following

  • PS receives interrupt, copies the received bytes and send a small UDP packet ( which size was 1024 Byte) to a remote Ethernet client.

I have then modified lwip configuration in order to maximize throughput, following the configuration described in last two pictures of the following link:

 

http://www.wiki.xilinx.com/Zynq-7000+AP+SoC+Performance+%E2%80%93+Gigabit+Ethernet+achieving+the+best+performance

 

Now  I can transfer a big packet of 65KB, but DMA doesn’t  work anymore.

I read the following errors:

Dump registers 40400030:

Control REG: 00017002

Status REG: 00010109

Cur BD REG: 00FB78C0

Tail BD REG: 0110FFC0

 

The following pictures shows memory status after DMA initialization. When first interrupt occurs, no data is copied at register 0x00FC19C0.

Where is the problem? Can yuo help me?

Thanks very much

Best regards

 

Immagine.png

 

 

Sara

Tags (4)
0 Kudos
1 Solution

Accepted Solutions
Observer l.sara_tg
Observer
2,099 Views
Registered: ‎09-08-2017

Re: Zedboard Zynq error AXI DMA SgIntErr and lwip UDP

Jump to solution

Hello,

 

I resolved my problem closing Vivado and SDK software, and lunching them again .

 

Bye

View solution in original post

0 Kudos
3 Replies
Observer l.sara_tg
Observer
2,100 Views
Registered: ‎09-08-2017

Re: Zedboard Zynq error AXI DMA SgIntErr and lwip UDP

Jump to solution

Hello,

 

I resolved my problem closing Vivado and SDK software, and lunching them again .

 

Bye

View solution in original post

0 Kudos
1,286 Views
Registered: ‎10-11-2017

Re: Zedboard Zynq error AXI DMA SgIntErr and lwip UDP

Jump to solution

Hi,

 

Can you share your code for the DMA to UDP packet that you got to work properly?

0 Kudos
Contributor
Contributor
583 Views
Registered: ‎09-23-2018

Re: Zedboard Zynq error AXI DMA SgIntErr and lwip UDP

Jump to solution

Can you please share your code with us? Thank you.

0 Kudos