UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor peltier
Visitor
285 Views
Registered: ‎08-24-2018

Zynq Z020 EMIO state before FPGA "loaded"

Hello,

 

I would like to know if it is possible to maintiain EMIO state in tri-state ,  until the FSBL finishes to write the bit file to the PL.

 

 

Thanks by advance.

 

Gilles Peltier

Senior embedded engineer.