UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor adetel
Visitor
3,829 Views
Registered: ‎05-06-2009

simulating PPC440mc_ddr2

Hi,

 

I've defined a custom SOC on V5FXT using an external DDR2 1Gbits chip.

It is connected to the PPC440 on its MC port with the PPC440mc_ddr2_v2_00_a peripheral.

 

I use ISE and EDK 10.1.3 and modelsim designer PLUS 6.3f, compilation is fine but when I launch simulation I get the following :

 

 # ** Error: (vsim-3389) C:/Xilinx101/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v2_00_a/hdl/verilog/ddr2_top.v(191): Port 'RDY' not found in the connected module (1st connection).
#         Region: /fpga_acqgen3_bench/fpga/core_inst/v2p_inst/socinst/opbsdram/OpbSdram/u_ddr2_top/clk_reset
# ** Error: (vsim-3389) C:/Xilinx101/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v2_00_a/hdl/verilog/ddr2_top.v(191): Port 'REFCLK' not found in the connected module (2nd connection).
#         Region: /fpga_acqgen3_bench/fpga/core_inst/v2p_inst/socinst/opbsdram/OpbSdram/u_ddr2_top/clk_reset
# ** Error: (vsim-3389) C:/Xilinx101/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v2_00_a/hdl/verilog/ddr2_top.v(191): Port 'RST' not found in the connected module (3rd connection).
#         Region: /fpga_acqgen3_bench/fpga/core_inst/v2p_inst/socinst/opbsdram/OpbSdram/u_ddr2_top/clk_reset
# ** Fatal: (vsim-3365) C:/Xilinx101/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v2_00_a/hdl/verilog/ddr2_top.v(191): Too many port connections. Expected 14, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /fpga_acqgen3_bench/fpga/core_inst/v2p_inst/socinst/opbsdram/OpbSdram/u_ddr2_top/clk_reset File: C:/Xilinx101/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v2_00_a/hdl/verilog/clk_reset.v
# FATAL ERROR while loading design

 

On my PC I only have one version of ISE/EDK and one version of modelsim, librairies are compiled with compxlib and compdeklib utilities.

But it looks like modelsim uses others files becaus when I open the files of the DDR2 preripheral in the EDK librairy they seem correct !

 

 

Does someone had the same problem ???

 

 

0 Kudos
2 Replies
Explorer
Explorer
3,800 Views
Registered: ‎08-29-2008

Re: simulating PPC440mc_ddr2

Hi adetel,

 

One question. Do you use a memory model and do you connect it to the memory controller properly???

Kai

0 Kudos
Visitor adetel
Visitor
3,796 Views
Registered: ‎05-06-2009

Re: simulating PPC440mc_ddr2

Hi,

 

I have the memory model, but wether or not it is compiled with the rest of the design the error is the same.

0 Kudos