Showing results for 
Show  only  | Search instead for 
Did you mean: 
Xilinx Employee
Xilinx Employee
Registered: ‎09-08-2011

Known Issues from SDAccel Development Environment Release Notes for 2016.2

Known Issues


Device Support Archive (DSA) Known Issues

       −Maximum number of compute units is limited to 10

       −In certain cases, the Alpha Data ADM PCIE7V3 and ADM PCIE KU3 FPGA card may not link up in the PCIe Gen3x8 configuration. This is due to a known errata regarding Avago Technologies ExpressLane™ PEX 8747 (rev CA) PLX technology Gen 3 PCIe switch The errata of PEX 8747 (rev CA) links up with Xilinx PCIe endpoint as Gen1 x8 instead of Gen3 x8. An eeprom upgrade is required for the PLX switch which customers should be able to obtain directly from Avago Technologies. A Confidential Disclosure Agreement (CDA) may need to be signed for obtaining the patch


OpenCL Compiler Known Issues

       −A struct type argument of kernel function cannot contain vector or array type member field.


Emulation Flow Known Issues

       −Emulation fails with symbol lookup error:
                   ./shared0: undefined symbol: _Z13native_divideff for CPP applications
                   Wrap the entire top function with extern “C” {...}

If at first you don't succeed, try redefining success?
Tags (1)
0 Kudos
0 Replies