UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
385 Views
Registered: ‎06-14-2018

Error: --sp tag applied to an invalid port or argument name: m_axi_gmem2

Jump to solution

Hi,

when compiling on 2018.2 the vanilla kernel global bandwidth example, I got these errors:

INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: bandwidth, num: 1, inst(0): bandwidth_1
ERROR: [CFGEN 83-2292] --sp tag applied to an invalid port or argument name: m_axi_gmem2
ERROR: [CFGEN 83-2292] --sp tag applied to an invalid port or argument name: m_axi_gmem3
ERROR: [CFGEN 83-2298] Exiting due to previous error
Error generating design file for apsys_0.xml
command: /home/alex/Xilinx/SDx/2018.2/bin/cfgen  -nk bandwidth:1:bandwidth_1 -sp bandwidth_1.m_axi_gmem0:bank0 -sp bandwidth_1.m_axi_gmem1:bank1 -sp bandwidth_1.m_axi_gmem2:bank2 -sp bandwidth_1.m_axi_gmem3:bank3   -r /home/alex/workspace2018.2/kernel-global-bandwidth-vanilla/Emulation-HW/krnl_kernel_global/link/sys_link/_sds/.cdb/xd_ip_db.xml -o apsys_0.xml
Error creating intermediate design file, exiting
ERROR: [XOCC 60-398] sdx_link failed
ERROR: [XOCC 60-626] Kernel link failed to complete
ERROR: [XOCC 60-703] Failed to finish linking
makefile:87: recipe for target 'krnl_kernel_global.xclbin' failed
make: *** [krnl_kernel_global.xclbin] Error 1

 

Any idea ?

0 Kudos
1 Solution

Accepted Solutions
Explorer
Explorer
361 Views
Registered: ‎06-14-2018

Re: Error: --sp tag applied with an invalid sp tag: DDR[0]

Jump to solution

Ok nevermind.

I was reading the github example, which has not the same settings as the SDAccel one !!!

0 Kudos
4 Replies
Explorer
Explorer
384 Views
Registered: ‎06-14-2018

Re: Error: --sp tag applied to an invalid port or argument name: m_axi_gmem2

Jump to solution
I forgot: I use the KCU1500, which has the 4 banks.
0 Kudos
Explorer
Explorer
374 Views
Registered: ‎06-14-2018

Re: Error: --sp tag applied with an invalid sp tag: DDR[0]

Jump to solution

I made the modifications listed at the top of the .cpp file, however, I got these new errors:

INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: bandwidth, num: 1, inst(0): bandwidth_1
ERROR: [CFGEN 83-2293] --sp tag applied with an invalid sp tag: DDR[0]
ERROR: [CFGEN 83-2293] --sp tag applied with an invalid sp tag: DDR[1]
ERROR: [CFGEN 83-2293] --sp tag applied with an invalid sp tag: DDR[2]
ERROR: [CFGEN 83-2293] --sp tag applied with an invalid sp tag: DDR[3]
ERROR: [CFGEN 83-2298] Exiting due to previous error
Error generating design file for apsys_0.xml
command: /home/alex/Xilinx/SDx/2018.2/bin/cfgen  -nk bandwidth:1:bandwidth_1 -sp bandwidth_1.m_axi_gmem0:bank0 -sp bandwidth_1.m_axi_gmem1:bank1 -sp bandwidth_1.m_axi_gmem2:bank2 -sp bandwidth_1.m_axi_gmem3:bank3 -sp bandwidth_1.m_axi_gmem0:DDR\[0\] -sp bandwidth_1.m_axi_gmem0:DDR\[1\] -sp bandwidth_1.m_axi_gmem0:DDR\[2\] -sp bandwidth_1.m_axi_gmem0:DDR\[3\]   -r /home/alex/workspace2018.2/kernel-global-bandwidth-vanilla/Emulation-HW/krnl_kernel_global/link/sys_link/_sds/.cdb/xd_ip_db.xml -o apsys_0.xml
Error creating intermediate design file, exiting
ERROR: [XOCC 60-398] sdx_link failed
ERROR: [XOCC 60-626] Kernel link failed to complete
ERROR: [XOCC 60-703] Failed to finish linking
make: *** [krnl_kernel_global.xclbin] Error 1
makefile:82: recipe for target 'krnl_kernel_global.xclbin' failed
0 Kudos
Explorer
Explorer
362 Views
Registered: ‎06-14-2018

Re: Error: --sp tag applied with an invalid sp tag: DDR[0]

Jump to solution

Ok nevermind.

I was reading the github example, which has not the same settings as the SDAccel one !!!

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
326 Views
Registered: ‎01-12-2017

Re: Error: --sp tag applied with an invalid sp tag: DDR[0]

Jump to solution

Hi @xil_tour 

 

Kindly take a look at following example,

https://github.com/Xilinx/Applications/tree/master/data_compression/xil_lz4

 

In the above link, look into Makefile, src/xil_lz4.h files where kernel bank IDs are specified.

 

Thanks

Kali