05-01-2019 01:51 PM
I am creating an RTL Kernel using SDAccel/Vivado, starting from the RTL Kernel Wizard. I can run the Kernel in Vivado using a testbench modified from the one provided by the Wizard and see all internal signals. This simulation looks fine.
I am now trying to debug a hang when running Hardware Emulation. I have selected Host Debug and Kernel Debug in Project Settings, and I have selected "Use waveform for kernel debugging" and "Launch live waveform" in the Run Configuration. The live waveform shows waveforms from OpenCL, but does not appear to include internal signals in the RTL kernel. This seems consistent with the documentation.
Is there a way to generate a waveform of internal signals of the RTL kernel in Hardware Emulation mode? It seems there should be. The kernel is running in simulation. I'm a bit confused as to why this does not seem to be standard practice and why I cannot find a clear answer online.
Thanks in advance.
05-22-2019 10:19 AM
Hi @sfhoover, during the live waveform are you not able to see your RTL kernel signals in the objects window of the simulation? These signals should show up during a HW Emulation simulation, unless there are aspects of the design that are encrypted, such as IP.
07-24-2019 05:58 AM
I have found that you can have hw emulation generate a waveform in non-interactive simulations and then view them with vivado. This may be more convenient depending on your workflow.
Create an sdaccel.ini file in the directory you are running from:
open_wave_database <path to .wdb file>
View the waveform:
vivado -source open_waves.tcl
07-24-2019 10:48 AM
Thanks, Kevin(?) And Simon(?). (Small community, I guess.) I'm currently focused on enabling open source development flows for F1. (See github/fpga-webserver.), but next time I am running Xilinx flows for debug, I'll try this again with your suggestions.