UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer xx402709844
Observer
4,791 Views
Registered: ‎07-08-2016

Errors when synthesizing the HLS FFT IP in SDSoC

I want to synthesize the HLS FFT ip example in the SDSoc. Everything works fine, but it seems the software has generated some connections to the ports that do not exist. The fft_config1_34 seems to be related to the user defined configuration for the FFT core. Anyone could help? Thanks very much!

QQ截图20160825215527.jpg
0 Kudos
2 Replies
Highlighted
Observer wsun
Observer
4,770 Views
Registered: ‎05-26-2016

Re: Errors when synthesizing the HLS FFT IP in SDSoC

Which function is moved to hardware? And what is the data type of each argument?

0 Kudos
Observer xx402709844
Observer
4,751 Views
Registered: ‎07-08-2016

Re: Errors when synthesizing the HLS FFT IP in SDSoC

The fft_top is moved to HW as shown in the figureQQ截图20160826093856.jpg

This is part of the header file:QQ截图20160826093834.jpg

0 Kudos