UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Advisor evgenis1
Advisor
317 Views
Registered: ‎12-03-2007

Dependency of DRP clock speed on user data width

Jump to solution

Hello,

 

I want to understand why there is a dependency of DRP clock speed on user data width. For example, in Ultrascale+ GTY transceiver wizard, max DRP frequency is 62.5mhz for 40-bit user data width, or 31.25mhz for 80-bit data width. 

DRP clock is supposed to be free-running, and independent of anything else.

Documentation doesn't say anything about that. Switching characteristics document specifies max DRP clock frequency of 250mhz.

 

Thanks,

Evgeni

Tags (2)
0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
282 Views
Registered: ‎10-19-2011

Re: Dependency of DRP clock speed on user data width

Jump to solution

This is a rules check imposed by the wizard based on the free running clock maximum frequency. The Free running clock is the DRP clock, and its relationship is listed on page 10 of PG182. Essentially double the width, cuts the clock in half, just like the GUI shows.

https://www.xilinx.com/support/documentation/ip_documentation/gtwizard_ultrascale/v1_1/pg182-gtwizard-ultrascale.pdf

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
1 Reply
Moderator
Moderator
283 Views
Registered: ‎10-19-2011

Re: Dependency of DRP clock speed on user data width

Jump to solution

This is a rules check imposed by the wizard based on the free running clock maximum frequency. The Free running clock is the DRP clock, and its relationship is listed on page 10 of PG182. Essentially double the width, cuts the clock in half, just like the GUI shows.

https://www.xilinx.com/support/documentation/ip_documentation/gtwizard_ultrascale/v1_1/pg182-gtwizard-ultrascale.pdf

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------