10-06-2019 07:51 PM
Hi, I am using the Xilinx JESD204B IP with an Artix-7 and I'm getting partially routed net errors.
The IP has a port with common0_pll_lock_out, common0_pll_clk_out, and common0_pll_refclk_out. My Verilog has all three signal connecting to the top-level output port, with no user-added logic. I did auto-generate a wrapper.
Does anyone have a methodology for getting the nets routed? It maybe useful to know that these signals seem related to GTPE2.
Please let me know if you need more info. Thanks!
10-08-2019 02:55 AM
Hi @ckteng ,
the signals you mention are meant to be connected to another GTP CHANNEL primitive, especially *_pll_clk_out and *_pll_refclk_out. They are output signals of the GTP COMMON primitive, containing the PLLs for the GTP. There is no routing for them to an output of the package or into fabric. If you do not use them, please leave them open.
10-08-2019 08:07 PM
please have a look at the clocking in Figure 2-4 of UG482 to understand the connection.
common0_pll_clk_out should be PLL0OUTCLK.
common0_pll_refclk_out should be PLL0OUTREFCLK.
If it still failed, please post the error messages.
10-08-2019 09:35 PM
Thanks, I don't think I need those signals if I don't need them to talk to an external DAC. Will try your advice and report back.