UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie pejdstran
Newbie
251 Views
Registered: ‎10-08-2007

UG576 Figure 2-29 is wrong

Jump to solution

I was implementing DRP interface for Ultrascale+ GTH and found an error in UG576 Figure 2-29:

DRPWE should not go high for Read operation.

 

Table 2-38:

DRP write enable.
0: Read operation when DRPEN is 1.
1: Write operation when DRPEN is 1.

 

This should be corrected in next version of UG576.

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
227 Views
Registered: ‎10-19-2011

Re: UG576 Figure 2-29 is wrong

Jump to solution

Hi @pejdstran ,

thanks for pointing this out.
There exists already a request to update this, so it should be updated in the future.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
228 Views
Registered: ‎10-19-2011

Re: UG576 Figure 2-29 is wrong

Jump to solution

Hi @pejdstran ,

thanks for pointing this out.
There exists already a request to update this, so it should be updated in the future.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

0 Kudos