UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ppotapov
Visitor
463 Views
Registered: ‎08-09-2018

Ultrascale Plus transceiver wizard not working on the hardware.

Jump to solution

Hello.

I have been poking around into the transceiver wizard recently. I have a KCU116 board. I had been working with this core for a while in simulation and simulation seems to work as expected. Recently I transitioned to testing my design on the board. I generated the example design for the core just to see if there are any problems with that. The example design fails to establish a link. With some poking the issue seems to have isolated to the pll lock. I exposed some extra ports as well. The clock_lost is set high on the device(The LOCKDETCLK has a clock source). I think I am missing something basic at this point. Any insights of what is possibly missing?

Here is the part of constraints file that I added aside from the false paths
provided by sample design:

set_property PACKAGE_PIN M2 [get_ports ch0_gtyrxp_in]
set_property PACKAGE_PIN C9 [get_ports link_down_latched_out]
set_property IOSTANDARD LVCMOS33 [get_ports link_down_latched_out]
set_property PACKAGE_PIN D9 [get_ports link_status_out]
set_property IOSTANDARD LVCMOS33 [get_ports link_status_out]
set_property PACKAGE_PIN A10 [get_ports link_down_latched_reset_in]
set_property PACKAGE_PIN A9 [get_ports hb_gtwiz_reset_all_in]
set_property IOSTANDARD LVCMOS33 [get_ports link_down_latched_reset_in]
set_property IOSTANDARD LVCMOS33 [get_ports hb_gtwiz_reset_all_in]

set_property PACKAGE_PIN P6 [get_ports mgtrefclk0_x0y2_n]
set_property PACKAGE_PIN P7 [get_ports mgtrefclk0_x0y2_p]

create_clock -period 6.400 -name clk_mgtrefclk0_x0y2_p [get_ports mgtrefclk0_x0y2_p]

set_property LOC GTYE4_CHANNEL_X0Y8 [get_cells -hierarchical -filter {NAME=~*gen_channel_container[2].*gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]

Screenshot_20190326_084958.pngPhysical ResourcesScreenshot_20190326_085053.pngBasic config

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
431 Views
Registered: ‎10-19-2011

Re: Ultrascale Plus transceiver wizard not working on the hardware.

Jump to solution

Hi @ppotapov ,

you would probably either need to set the frequency for the SI5328 to 156.25MHz or switch to the MGTREFCLK1 of bank 226 which is driven from SI570.
The SI570 has the 156.25MHz as default.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

1 Reply
Xilinx Employee
Xilinx Employee
432 Views
Registered: ‎10-19-2011

Re: Ultrascale Plus transceiver wizard not working on the hardware.

Jump to solution

Hi @ppotapov ,

you would probably either need to set the frequency for the SI5328 to 156.25MHz or switch to the MGTREFCLK1 of bank 226 which is driven from SI570.
The SI570 has the 156.25MHz as default.

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post