UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor matth32
Visitor
97 Views
Registered: ‎06-05-2018

Zynq US+ GTH Reference clock rise/fall time

Jump to solution

Hello,

In the DS925 for the GTH Reference clock rise/fall time (Table 101) only a typical value is specified. Could someone from Xilinx give me the max value, please?

Thanks

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
51 Views
Registered: ‎07-30-2007

Re: Zynq US+ GTH Reference clock rise/fall time

Jump to solution

There is no specified maximum.  A compliant LVDS or LVPECL input should be fine.  The main thing is to meet the phase noise mask and slow transition times could make that more difficult. 

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos
1 Reply
Moderator
Moderator
52 Views
Registered: ‎07-30-2007

Re: Zynq US+ GTH Reference clock rise/fall time

Jump to solution

There is no specified maximum.  A compliant LVDS or LVPECL input should be fine.  The main thing is to meet the phase noise mask and slow transition times could make that more difficult. 

Roy


----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos