We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Registered: ‎11-07-2007

gtwizard RXOUTCLK / usrclk_source

hello, I configured a GTwizard for the XC7A200TFFG1156-2 where all 8 transceivers are used.  In the USRCLK_SOURCE file that was generated, I noticed that it only uses 2 out of 8 clocks are used to assign all 8 of the RXUSRCLKs; basically 1 clock per quad is used for all 4 channels in a quad.  That's not how I wanted this to be implemented.  All of my RX sources are independant, and I want the RX clocks to be independant.  I've been trying all the options in the wizard that I can think of, but nothing seems to change.  What am I supposed to do?  Should I just make copies of all the generated files and make the assignments manually? thanks

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
Registered: ‎10-19-2011

Re: gtwizard RXOUTCLK / usrclk_source

Hi @mvalvo ,

for each independent lane you need an independent transceiver core, so that each lane has its own reset and clocking.

You will need to think about how to make use of the PLLs if you run different line rates.

Don't forget to reply, give kudo and accept as solution