UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor anyfoo
Visitor
2,100 Views
Registered: ‎05-31-2017

Capture external signal for later use in simulation

Hello,

 

I am building a design that takes an external, asynchronous signal to perform data recover and further processing in the PL fabric of a Zynq.

 

For simulation of the data recovery paths, it would be tremendously useful if I could just capture some stretches of the external signal, e.g. through the Integrated Logic Analyzer (but other ways are fine), and then replay it any time in simulation.

 

What is the best way to achieve that?

 

0 Kudos