cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
dimpy
Explorer
Explorer
237 Views
Registered: ‎06-05-2020

Debug hub core in vivado

hello all,

I am working on the zc706 fpga board. I wrote the one code which is the power on off sequence code. I take 8 bit led as output. I have synthesized the design and after that i am trying to set up debug core. The debug core not detected all 8 bit output. There i am finding only  2 or 3 led for debugging. 

Can you please explain me how it is showing like this?

Waiting for your response.

Thank you,

0 Kudos
1 Reply
kdeshwal
Xilinx Employee
Xilinx Employee
172 Views
Registered: ‎11-12-2019

Hi @dimpy ,

I believe debug_core is detected successfully and there could be some problem with the output data width.
Please share screenshots of the view to have clear visual of the issue.

Thanks,
Kuldeep

-------------------------------------------------------------------------------------------------------------
Please give Kudo and Accept as a Solution if solution provided seems helpful.
Have a look at our Versal Design Process Hub, Versal Blogs and the Versal Forum Useful Resources
-------------------------------------------------------------------------------------------------------------
0 Kudos