UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
6,342 Views
Registered: ‎08-19-2014

Error while simulating CAM reference design

Hi

I have customized CAM reference design provided in XAP1151. When trying to simulate the design, I'm getting the following error.

 

:HDLCompiler:410 - "N:/O.40d/rtf/vhdl/src/unisims/primitive/RAMB16BWER.vhd" Line 599: Expression has 72 elements ; expected 36

 

 

0 Kudos
1 Reply
Teacher muzaffer
Teacher
6,325 Views
Registered: ‎03-31-2012

Re: Error while simulating CAM reference design

This means you made a mistake while customizing the design. The problem relates to port of a memory which is 36 wide only but you are somehow connecting 72 elements to it. You should instantiate another memory block and connect half of the 72 pin bus to the new memory.
- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
0 Kudos