cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
ali99
Visitor
Visitor
156 Views
Registered: ‎04-08-2021

How do I code parallel LVDS buffers in VHDL and Verilog for Zynq FPGA? I also want to make an RTL block for the DAC interface (LVDS)

How do I code parallel LVDS buffers in VHDL and Verilog for Zynq FPGA? I also want to make an RTL block for the DAC interface (LVDS)
 
0 Kudos
1 Reply
barriet
Xilinx Employee
Xilinx Employee
145 Views
Registered: ‎08-13-2007

0 Kudos