cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Explorer
Explorer
1,075 Views
Registered: ‎01-15-2019

How to simulate the PLL & BUFG primitives?

Jump to solution

Hi All,

How can I simulate the design, which includes the PLL (Advanced Phase Locked Loop PLL2_ADV primitive)? 

Where can I find a simulation model of the PLL2_ADV? How could I bypass the PLL locking phase? 

How can I simulate BUFG, which is also a part of my design?

Thank you!

 

0 Kudos
Reply
1 Solution

Accepted Solutions
Explorer
Explorer
1,070 Views
Registered: ‎01-15-2019

 

And what about Verilog? What should I do?

View solution in original post

0 Kudos
Reply
6 Replies
Scholar
Scholar
1,072 Views
Registered: ‎08-07-2014

@ldm.eth,

For VHDL, I guess the following libraries take care of the Xilinx primitives, providing a simulation model.-

library unisim;
use unisim.vcomponents.all;

How can I simulate BUFG, which is also a part of my design?

You just instiantiate a BUFG in your design, call the unisim library, and drive the relevant signals from your testbench for simulation.

------------FPGA enthusiast------------
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem

0 Kudos
Reply
Explorer
Explorer
1,071 Views
Registered: ‎01-15-2019

 

And what about Verilog? What should I do?

View solution in original post

0 Kudos
Reply
Scholar
Scholar
1,049 Views
Registered: ‎08-07-2014

Google or search Xilinx forum!

I have given you the hint, good enough for you to pick up the rest...now don't be lazy! :-p

------------FPGA enthusiast------------
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem

0 Kudos
Reply
Explorer
Explorer
1,046 Views
Registered: ‎01-15-2019

 

Sure, thanks :-) Marking your answer as a solution .... :-)

 

0 Kudos
Reply
Visitor
Visitor
733 Views
Registered: ‎09-01-2019
Hi all,
I'm wondering if you could state what the answer is for Verilog. It isn't a question of laziness. It's that I'm very new at this and trying to figure out this exact question: How to simulate PLL2.

Thanks so much in advance!
0 Kudos
Reply
Visitor
Visitor
715 Views
Registered: ‎09-01-2019

Nevermind, all. Apparently, it just simulates a PLL primitive when you instantiate it. I just had it wired incorrectly..

0 Kudos
Reply