UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie d.subbanna
Newbie
257 Views
Registered: ‎01-30-2019

Mismatch between AXI front door write and backdoor_memory_read

Hi,

I am using 2018.2 Vivado and have the Xilinix AXI slave VIP integrated in the testbench. 

When the DUT (master) does a (front door) write and read to a address location, the write and read values match. But, from the TB when I use "backdoor_memory_read" to read the address written by the DUT, the read back value is a random value and is NOT the value the DUT wrote. The DUT is not doing any address translation. 

Any idea why do I see a mis-match between front door write and backdoor read of the same address location?

 

 

 

 

 

0 Kudos
1 Reply
Explorer
Explorer
228 Views
Registered: ‎03-31-2016

Re: Mismatch between AXI front door write and backdoor_memory_read

I would have to go digging through our code to be sure but I believe the backdoor tasks are are interface width addresses but AXI is byte addressed.

That is with a 64-bit AXI the address of 0x10 is backdoor address 2.  This would probably be because the backdoor doesn't have the ability to write less than the interface width.

0 Kudos