UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
780 Views
Registered: ‎02-12-2018

RTL vs GLS Mismatch

Hi,

 

I have attached a very simple 8-bit counter testcase, for doing timing simulation, on the GUI.
I am seeing a difference in RTL vs GLS simulation, where the post-P&R timing netlist increments only after more than 30 clock cycles after the reset is deasserted.
Why is the counter not incrementing from the next clock cycle after the reset is disabled, in timing simulation?

 

Clock Period : 2.35 ns
Tool Version: Vivado v.2017.2.1 (win64)

Device : Zynq UltraScale+

 

Thanks

0 Kudos
2 Replies
Scholar markcurry
Scholar
772 Views
Registered: ‎09-16-2009

Re: RTL vs GLS Mismatch

Moderator
Moderator
733 Views
Registered: ‎05-31-2017

Re: RTL vs GLS Mismatch

Hi @xilinxmax,

 

In support to @markcurry comments, this is because of the GSR signal 

GSR.JPG

Please check page 13 of UG 900 regarding this.

 

Thanks & Regards,
A.Shameer

0 Kudos