UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer ofdouglas
Observer
6,811 Views
Registered: ‎05-25-2015

Should post-synthesis and post-timing simulation look different from behavioral simulation?

Hello,

 

I have tried running post-synthesis and post-implementation simulations on a few different design runs, and found that it is absolutely identical to my behavioral simulation. All of the signal names are the same in the simulator, even though when exploring the synthesized and implemented design netlists, I see drastic changes in the hierarchy: net renaming, net removal, etc.

 

Also, the timing simulations do not show any timing delay whatsoever. My design sources are in VHDL, but from what I understand this should not prevent me from running timing simulation with the simulator language set to 'mixed'.

 

My testbench simply generates a clock, instantiates the design, and passes it the clock. Do I need to do something else to get a genuine post-synthesis / post-implementation simulation?

 

Thanks.

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
6,798 Views
Registered: ‎07-21-2014

Re: Should post-synthesis and post-timing simulation look different from behavioral simulation?

Hi,

What tool are you using and what steps are you following to run post synth/ timing simulation?

-Shreyas
----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Observer ofdouglas
Observer
6,780 Views
Registered: ‎05-25-2015

Re: Should post-synthesis and post-timing simulation look different from behavioral simulation?

Hello @aher,

 

Sorry I forgot to mention that. I am using Vivado 2015.4. After completing a synthesis or implementation run, I first open the synthesized or implemented design. Then I click 'Run Simulation' in the simulation tab of the Flow Navigator. In the menu that pops up I select one of "Run Post-Synthesis Functional Simulation," "Run Post-Synthesis Timing Simulation," etc.

 

The file I have attached shows some of the tcl commands and results when following this procedure.

 

Thanks for looking into this!

 

 

0 Kudos