UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
4,629 Views
Registered: ‎01-23-2013

Simulating VHDL code with R-L load

Hi guys, 
I have this VHDL Code which is perfectly simulating in Modelsim with dummy load, but now i want to use real R-L load ,so i am thinking to import vhdl code to ORCAD and connect the load to the code and simulate it into Pspice Please tell me how to do this.????
Thanks in advance

0 Kudos
1 Reply
Moderator
Moderator
4,620 Views
Registered: ‎04-17-2011

Re: Simulating VHDL code with R-L load

This board is for RTL simulation & verification. We can wait to see if there are any replies else I would move it to New Users Board.
Regards,
Debraj
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos