cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Observer
Observer
6,405 Views
Registered: ‎04-28-2017

help : VCS compile XILINX IP:Error-[URMI] Unresolved modules

Jump to solution

Hi!

I have trouble with cosimulation of Vivado and VCS. The problem happens in VCS elaboration when MIG IP is being compiled. One of the error is as below:

 

Error-[URMI] Unresolved modules
./../../../mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v, 282
" BUFG clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400( .O (clk_ref[1]),  .I (clk_ref_mmcm_400));"
  Module definition of above instance is not found in the design.

 

Of course, there are ten more errors like this and the log is attached.

 

I might have some clues that VCS cannot find those module in XILINX IP library. But where can I find those specific libraries and what kind of switch should I use to add the path ?

 

Regards!

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
9,053 Views
Registered: ‎11-09-2015

Hi @li_zicong,

 

If this issue is solved, could you mark this thread as solved by marking a post as solution?

 

Thanks and Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos
5 Replies
Highlighted
Moderator
Moderator
6,393 Views
Registered: ‎11-09-2015

Hi @li_zicong,

 

Did you follow UG900? Did you compile the simulation libraries (p15)?

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Highlighted
Observer
Observer
6,382 Views
Registered: ‎04-28-2017

Thanks for your reminding. Yes, I did as what the guide you provided tells me except generating a netlist to simulate, but is it necessary to generate a netlist for simulation ? Besides, I also precompiled the simulation library for VCS and set the path right. 

 

Software compatibility has been checked according to vivado-release-notes-install-license.pdf

OS:Centos 6.8

Vivido version: 2016.4

VCS version: vcs-mx_vL-2016.03

 

0 Kudos
Highlighted
Moderator
Moderator
6,375 Views
Registered: ‎11-09-2015

Hi @li_zicong,

 

No you shouldn't need the netlist for behavioral simulation.

 

Did you try to launch the simulation from vivado? (configure VCS as targetted simulator).

 

Also from the UG973, the supported VCS version for vivado 2016.4 is VCS 2016.06:

sim.PNG

 

You might need to move to VCS 2016.06.

 

Hope that helps,

 

Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**
0 Kudos
Highlighted
Observer
Observer
6,373 Views
Registered: ‎04-28-2017

Sorry, my typing error. My VCS version is vcs-mx_vL-2016.06. I found out my stupid setting error because of your suggestion, specifically VCS installation path and compiled simulation library path. Thank you anyway.

 

This problem disappears and the other arrise. I gotta work on it now!

 

Regards,

 

Zicong Li

0 Kudos
Highlighted
Moderator
Moderator
9,054 Views
Registered: ‎11-09-2015

Hi @li_zicong,

 

If this issue is solved, could you mark this thread as solved by marking a post as solution?

 

Thanks and Regards,

 

Florent


Florent
Product Application Engineer - Xilinx Technical Support EMEA
**~ Don't forget to reply, give kudos, and accept as solution.~**

View solution in original post

0 Kudos