UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
2,487 Views
Registered: ‎10-06-2011

simulation on command prompt

Hi,

 

I have a verilog file (say a1.v) and its test bench (say ta1.v). I want to simulate and verify the inputs and outputs of this test bench using  linux command prompt. Please tell me the procedure to simulate verilog code using command prompt (not GUI). I hvae been using ISE 13.1 tool.

I have tried following procedure  on linux command prompt:

 

vlogcomp a1.v ta1.v  

fuse work.a1 work.ta1  -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver

 

(after this executable file has been generated  called x.exe )

 

Later i am not able to run x.exe file and how to verify inputs and outputs ???

0 Kudos
1 Reply
Advisor joelby
Advisor
2,476 Views
Registered: ‎10-05-2010

Re: simulation on command prompt

I'm sure there's a good way to do this with ISim, but you may also be able to use the free Icarus Verilog simulator - it works well in this sort of scenario.
0 Kudos