UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie cartercheng
Newbie
218 Views
Registered: ‎09-04-2018

vivado: Running tcl commands from within my systemverilog testbench

Hi, I am trying to call the Tcl script (or actually call the vivado Tcl console command) within the SystemVerilog or Verilog file during the simulation, would this possible?  I'm asking about a method to run simulator-based tcl commands from within a SystemVerilog testbench. I know for another simulator there is DPI to do so. Thanks

Tags (1)
0 Kudos
1 Reply
Moderator
Moderator
184 Views
Registered: ‎04-24-2013

Re: vivado: Running tcl commands from within my systemverilog testbench

Hi @cartercheng 

I don't believe that it is possible to call a tcl command from with a System Verilog / Verilog file during simulation.

Depending on what you want to do you can use the export_simulation command to generate a script which can be modified.

Also there is support for DPI in Vivado Simulator, information on what is supported can be found in Appendix D of UG900.

Best Regards
Aidan

 

------------------------------------------------------------------------------------------------------------------
Please mark the Answer as "Accept as solution" if this answered your question
Give Kudos to a post which you think is helpful and may help other users
------------------------------------------------------------------------------------------------------------------
0 Kudos