05-02-2014 03:38 AM
I'm using a Spartan 6 LX 150 in which i'm interfacing a transceiver IC. I need to send data in Double data rate both - while tranmitting to DAC and receiving from ADC.
Apart from this, there are other algorithms that are inside the FPGA, which have consumed 98% DSP Slices and majority of the LUTs and Slices. The FPGA PAR giving a very high timing failures. Besides, with all these designs, the transmitting data to DAC and receiving data from ADC is also getting spoilt.
The FPGA routing results in poor setup and hold times, resulting in this problem.
I've tried giving in OFFSET IN and OFFSET OUT constraints for the Data bus of ADC and DAC. Also have given the period for all the clocks used in the design.
Have also registered the ADC and DAC Data bus by multiple stages which is not helping too. Have tried creating pblocks for step by step smaller segments and still i've a huge timing failure.
Can somebody help me by telling how to properly send data and receive from Transceivers, with other logics inside the FPGA not affecting this segment of the design??
1. ADC Clock and DAC Clock: 30 MHz
2. Double Data Rate transmit and receive
05-02-2014 12:36 PM - edited 05-02-2014 12:41 PM
I'm using a Spartan 6 LX 150 in which i'm interfacing a transceiver IC
Can somebody help me by telling how to properly send data and receive from Transceivers?
-- Bob Elkind
05-04-2014 10:39 PM