UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Anonymous
Not applicable
2,277 Views

DCM Status Outputs

Hi,

 

We have one Spartan6 device here and want to know if we can use the status outputs of DCM during the DCM is hold in reset.

At startup we want to hold the DCM in reset. Btw, I must say that the logic that holds the DCM is in another clock domain.

We want to capture(synchronize it) the status bit(input clock is toggling) and decide to release the DCM reset.

Now, I'm not sure if we keep DCM in reset will it assert/deassert its Status Outputs or not during this time.

 

Can someone clarify this?

 

Many Thanks!   

0 Kudos
1 Reply
Scholar austin
Scholar
2,266 Views
Registered: ‎02-27-2008

Re: DCM Status Outputs

3,

 

While held in reset, the status ouputs will all be held reset, also (they will not change).


No problem with using another clock domain to hold the DCM in reset.

 

Austin Lesea
Principal Engineer
Xilinx San Jose
0 Kudos