UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
4,168 Views
Registered: ‎08-31-2009

Timing constraint failed

I have a input signal to FPGA, Spartan 3A,  the requirement is that the delay from FPGA pad to the first synchronous element should be no longer than 5ns, I did the FROM TO constraint,

TIMESPEC "TS_busy" = FROM PADS(busy) 5 ns;

However, this constriant can not be met, slack is around 0.2ns, I checked the P&R in FPGA Editor, the DFF connected to this input signal is not very closed to the pad.

 

How can I deal with it? I am not a veteran and never have had this kind of problem. Is there any Attribute to solve it? Or I have to work on placement manually, if yes, maybe I need to study the PlanAhead tool, right? Or I have to learn how to fix it in FPGA Editor? Or some other methord?

 

BTW, all the option in P&R tools are set to speed oriented or high level effort.

 

Any reply will be greatly appreciated. Thanks in advance.

0 Kudos
3 Replies
Teacher eteam00
Teacher
4,164 Views
Registered: ‎07-21-2009

Re: Timing constraint failed

Suggestion:  Register the input signal in the IO block.

 

Use the synthesis attribute (* IOB="TRUE" *) for the instantiation of the register, to force the register location to an IOB.

 

- Bob Elkind

SIGNATURE:
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369

Summary:
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.
0 Kudos
Instructor
Instructor
4,141 Views
Registered: ‎08-14-2007

Re: Timing constraint failed

I think the constraint you want is not a FROM : TO, but rather an OFFSET IN BEFORE constraint. This constrains the setup time to the clock, which includes the path from the data input to the first D flip-flop and takes into account clock delays. Theoretically this constraint should help get better timing. On the other hand , Bob's suggestion to place the flip-flop in the IOB is a good one. The only downside to that is that it may unnecessarily constrain the design and make it harder to meet the period constraint because of the longer routing on the output side of the first flop.
Regards,
Gabor
-- Gabor
0 Kudos
Highlighted
Contributor
Contributor
3,665 Views
Registered: ‎05-23-2013

Re: Timing constraint failed

It happened to me this problem
Can be solved by re-install the program

God has power over all things
Tags (1)
0 Kudos