cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Visitor
Visitor
8,424 Views
Registered: ‎05-03-2016

UCF file and pin planning issue

I am trying to learn chipscope and usinfg the tutorial (File attached) explained with Spartan 6 SP601. 
I am trying to implement the design given on Spartan 6 xc6slx100.. So the "ucf " file need to be edited..
I did so in PLan ahead.. but I am getting following error


ERROR:Place:1118 - The I/O components "CLK_P" and "CLK_N" are the P- and N-sides
of a differential I/O pair. The component "CLK_P" needs to be placed in a
IOBM site and component "CLK_N" in the adjacent IOBS site within the same I/O
tile. The following issue has been detected:
All of the logic associated with this structure is locked and the relative
placement of the logic violates the structure. The problem was found between
the relative placement of IOB CLK_P at site PAD43 and IOB CLK_N at site
PAD173.
It is possible to allow location constraints to override this rule by
setting the environment variable XIL_PAR_ALLOW_LVDS_LOC_OVERRIDE.
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

0 Kudos
4 Replies
Highlighted
Visitor
Visitor
8,423 Views
Registered: ‎05-03-2016

NET "clk" PERIOD = 5 ns;
NET "CLK_P" LOC = B10;
NET "CLK_N" LOC = H21;
NET "GPIO_BUTTONS[0]" LOC = A19;
NET "GPIO_BUTTONS[1]" LOC = G26;
NET "LEDS_n[0]" LOC = AC22;
NET "LEDS_n[1]" LOC = AC24;
NET "LEDS_n[2]" LOC = AE22;
NET "LEDS_n[3]" LOC = AE23;


NET "CLK_P" LOC = B10;
NET "CLK_N" LOC = H21;
NET "GPIO_BUTTONS[0]" LOC = C8;
NET "GPIO_BUTTONS[1]" LOC = D8;
NET "LEDS_n[0]" LOC = A8;
NET "LEDS_n[1]" LOC = A7;
NET "LEDS_n[2]" LOC = A6;
NET "LEDS_n[3]" LOC = A5;

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
8,364 Views
Registered: ‎09-20-2012

Hi @gsarode

 

Can you tell us the exact FPGA part you are using?

 

From the error it looks like you have assigned p-type package pin to n side of differential port (CLK_N) and vice-versa. Check the package files at http://www.xilinx.com/support/package-pinout-files/spartan-6-pkgs.html and ensure that you are using p-type package pin to p side of differential port.

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos
Highlighted
Moderator
Moderator
8,361 Views
Registered: ‎06-24-2015

Hi @gsarode,

 

Which package and device are you using?

 

 

Thanks,
Nupur
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (click on the 'thumbs-up' button).
0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
8,212 Views
Registered: ‎09-20-2012

Hi @gsarode

 

Are the above posts helpful?

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos