UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor wangjiayu
Visitor
2,190 Views
Registered: ‎11-06-2017

Abnormal program termination (11)

I have a question when i synthesis a project ,vivado 2016.4 crashed.

 

INFO: [Synth 8-638] synthesizing module 'DW_axi_busmux__parameterized105' [/home/jywang/fpga_a7/src/verilog/axi/DW_axi.lst.v:97559]
 Parameter BUS_COUNT bound to: 5 - type: integer
 Parameter MUX_WIDTH bound to: 75 - type: integer
 Parameter SEL_WIDTH bound to: 3 - type: integer
Abnormal program termination (11)
Please check '/home/jywang/fpga_a7/top/top/top.runs/synth_1/hs_err_pid7806.log' for details
Parent process (pid 7806) has died. This helper process will now exit

0 Kudos
12 Replies
Moderator
Moderator
2,178 Views
Registered: ‎09-15-2016

Re: Abnormal program termination (11)

Hi @wangjiayu,

 

Which OS are you using?

Can you try setting module 'DW_axi_busmux__parameterized105' as top if possible and run synthesis again to see if crash is possible? Do you have a test case that you can share in community?

 

--------------------------------------------------------------
Please mark the appropriate answer as "Accept as solution" if information provided is helpful.
Give 'Kudos' to a post which you think is useful and reply oriented.
--------------------------------------------------------------

0 Kudos
Moderator
Moderator
2,147 Views
Registered: ‎05-31-2017

Re: Abnormal program termination (11)

Hi @wangjiayu,

 

Have you tried to synthesize the design using different strategies ?

If so, Are you facing the same Abnormal Termination(11) while using different strategies ?

Is this a random crash ?

 

Thanks & Regards,

A. Shameer.

0 Kudos
Xilinx Employee
Xilinx Employee
2,015 Views
Registered: ‎07-21-2014

Re: Abnormal program termination (11)

Hi,

Crash happens during elaboration stage itself while binding parameter.
Will it be possible to share your project file?

-Shreyas
----------------------------------------------------------------------------------------------
Try to search answer for your issue in forums or xilinx user guides before you post a new thread.

Kindly note- Please mark the Answer as "Accept as solution" if information provided solves your query.
Give Kudos (star provided in right) to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Newbie thodoe
Newbie
1,864 Views
Registered: ‎01-19-2018

Re: Abnormal program termination (11)

Hi Guys,

 

I have the problem Abnormal program termination (11) in synthesis step with vivado 2017.2 when i have

the pcie core included in design.

 

The design was already running with PCIe but now it doesn't work. The design without PCIE works fine but not together.

 

Stack:
/lib/x86_64-linux-gnu/libc.so.6(+0x354b0) [0x7fb959d3a4b0]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenDelayArc::computeDelayAndSlew(TNInstC*, TGenC const*, BRFTime&, RF<TTimeShort>&, bool, RF<TTimeShort>, bool, bool) const+0x289) [0x7fb91f579e99]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenDelayArc::delay(TNInstC*, bool, TGenC const*, bool, bool) const+0x1b7) [0x7fb91f57a4d7]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenDelay::writeTimingArc(_IO_FILE*, UStrBuf, UStrBuf, TNGenC*, TNInstC const*) const+0x14b) [0x7fb91f57287b]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenPinBase<TGenDelaysArray>::writeTimingArc(_IO_FILE*, UStrBuf, int, TNGenC*, TNInstC const*) const+0x1b1) [0x7fb91f575c81]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenC::writeTimingArc(TNInstC const*, char*) const+0x1a0) [0x7fb91f5747c0]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNInstC::tCreate()+0x1ee) [0x7fb91f59b5be]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNInstC::cacheDelay(int, int, int, BRFTime&, bool)+0x114) [0x7fb91f59e1e4]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenDelayArc::computeDelayAndSlew(TNInstC*, TGenC const*, BRFTime&, RF<TTimeShort>&, bool, RF<TTimeShort>, bool, bool) const+0x1e8) [0x7fb91f579df8]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TGenPin::updateDrvArcs(TNInstC*, bool, TGenC*, bool)+0x886) [0x7fb91f57c806]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNInstC::updateDrvArcs(int, bool, bool)+0xf9) [0x7fb91f59fe49]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNPinC::updateDrvArcs(bool, bool)+0x55) [0x7fb91f5b1425]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNPinC::updateDriverAndLoadingPins(int, TNetInfo&, bool)+0x17a) [0x7fb91f5b180a]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNPinC::updateDriverAndNetArcs(bool)+0x133) [0x7fb91f5bb993]
/opt/Xilinx/Vivado/2017.2/lib/lnx64.o/librdi_synth.so(TNPinC::slew(TBiIn)+0x21e) [0x7fb91f5bc8de]

 

 

Who can help me to fix that.

 

Thanks

 

Christoph

 

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
1,853 Views
Registered: ‎02-16-2014

Re: Abnormal program termination (11)

Hi @thodoe

 

Can you share the vivado.log file?

Did you get a chance to synthesize this design in latest vivado 2017.4?

If you can provide testcase that will help me to further investigate this issue.

 

 

0 Kudos
Newbie thodoe
Newbie
1,843 Views
Registered: ‎01-19-2018

Re: Abnormal program termination (11)

Hi yes please find attached the file,

yes we have tried to check this with 2017.4 but it is the same result. The point is, that this

issue occurs since last RTL design changes ... that means it has to work and there must be an issue in

combination with the PCIe

 

Thank your very much for short response :-)

 

 Thomas

0 Kudos
Xilinx Employee
Xilinx Employee
1,786 Views
Registered: ‎02-16-2014

Re: Abnormal program termination (11)

Hi @thodoe

 

Can you share the project with me?

If you can share project, I will send you ezmove link where you can upload files.

0 Kudos
Visitor pankaj11
Visitor
517 Views
Registered: ‎08-15-2017

Re: Abnormal program termination (11)

Hi There,

I too face the same issue across vivado versions. I am using 2018.2 right now. My design was working fine till day before yesterday. But after changing one file in my design I started seeing this again. It fails everytime at the same stage. The file changed does not have any big changes, lint is clean as well on that file.

Please help.

//////////////////////////////

Finished Applying XDC Timing Constraints : Time (s): cpu = 00:48:45 ; elapsed = 00:50:52 . Memory (MB): peak = 12220.281 ; gain = 10420.875 ; free physical = 45953 ; free virtual = 880713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
Abnormal program termination (11)
Please check 'synth/hs_err_pid14864.log' for details
Pipestatus: 139

I have attached the log file.

0 Kudos
Moderator
Moderator
507 Views
Registered: ‎03-16-2017

Re: Abnormal program termination (11)

Hi @pankaj11 ,

Please create a new thread with your query because this is an old thread. In this way, community will help you better to resolve your query.

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos
Xilinx Employee
Xilinx Employee
504 Views
Registered: ‎02-16-2014

Re: Abnormal program termination (11)

Hi @pankaj11 

Is it possible for you to share testcase?

 

Thanks,

Manusha

0 Kudos
Visitor pankaj11
Visitor
499 Views
Registered: ‎08-15-2017

Re: Abnormal program termination (11)

0 Kudos
Visitor pankaj11
Visitor
498 Views
Registered: ‎08-15-2017

Re: Abnormal program termination (11)

Hi Manusha,

Its proprietery design...so I won't be able to share it. Sorry  !!

0 Kudos