UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor jwanga
Visitor
8,472 Views
Registered: ‎06-06-2015

Error synthesizing hierarchical names in vivado

Jump to solution

Using Vivado 2015.1, I'm attempting to use a hierarchical name to access an object on the top level module of my design. The simulation runs fine but I receive the following synthesis error:

[Synth 8-660] unable to resolve 'top' ["child.sv":3]

module top()
    logic foo;
endmodule

module child()
    always(bar) begin
        logic top <= bar;
    end
endmodule

Any Ideas?

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
15,640 Views
Registered: ‎05-20-2015

Re: Error synthesizing hierarchical names in vivado

Jump to solution
Hi,
Hierarchical names are not supported for synthesis in vivado. (refer ug901)

Thanks,
Rajesh
0 Kudos
5 Replies
Visitor jwanga
Visitor
8,465 Views
Registered: ‎06-06-2015

Re: Error synthesizing hierarchical names in vivado

Jump to solution

should be "top.foo <= bar"

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
15,641 Views
Registered: ‎05-20-2015

Re: Error synthesizing hierarchical names in vivado

Jump to solution
Hi,
Hierarchical names are not supported for synthesis in vivado. (refer ug901)

Thanks,
Rajesh
0 Kudos
Xilinx Employee
Xilinx Employee
8,458 Views
Registered: ‎02-16-2014

Re: Error synthesizing hierarchical names in vivado

Jump to solution

HI,

 

Hierarchical refrence is not supported with Vivado

 

Check this AR.

 

http://www.xilinx.com/support/answers/55135.html

0 Kudos
Visitor jwanga
Visitor
8,451 Views
Registered: ‎06-06-2015

Re: Error synthesizing hierarchical names in vivado

Jump to solution
Thanks! My goal is to create a synthesizable way to pass a reference to a child module and not a value. Can you suggest another strategy?
0 Kudos
Scholar markcurry
Scholar
8,415 Views
Registered: ‎09-16-2009

Re: Error synthesizing hierarchical names in vivado

Jump to solution

 

I can think of NO way of doing this with synthesizable code.  "References" to something are really a higher level of abstraction than is currently synthesizable. 

 

What are you really trying to do?  Perhaps there's another way of tackling this problem.  What exactly are you indirectly trying to manipulate in the child module?

 

Perhaps SystemVerilog interfaces may offer a solution - it depends on what you're trying to do. 

 

Regards,

 

Mark

0 Kudos