UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Scholar watari
Scholar
763 Views
Registered: ‎06-16-2013

Inhibit merged flip flop procesure in a specific module by Vivado

Jump to solution

Hi expart

I'd like to inhibit merged flip flop procesure in a specific module during synthesis process by Vivado.
How do I describe it on RTL file or tcl command or XDC file ?

Best regards

 

0 Kudos
1 Solution

Accepted Solutions
Scholar watari
Scholar
1,091 Views
Registered: ‎06-16-2013

Re: Inhibit merged flip flop procesure in a specific module by Vivado

Jump to solution

Hi @jmcclusk

 

Thank you for your reply.

I understood your explanation.

After that I found the following ARs. I will refer them.

 

AR #54699

https://www.xilinx.com/support/answers/54699.html

AR #55251

https://www.xilinx.com/support/answers/55251.html

 

Best regards,

0 Kudos
2 Replies
Scholar jmcclusk
Scholar
753 Views
Registered: ‎02-24-2014

Re: Inhibit merged flip flop procesure in a specific module by Vivado

Jump to solution

Add the KEEP attribute to the net that is the output of the registers that should not be merged.   With the advent of physical synthesis, there really shouldn't be a reason to add this attribute, unless they are mapped to output tri-state enable locations (I've seen this go bad in the past).    If you want to prevent merging in a specific instance of a module that occurs multiple times, then you have to use a parameter or a generic to set a flag in the module to signal that the attribute should be used.   This is more difficult in Verilog than VHDL, because attributes in Verilog are still done as pragmas, so they'll have to be wrapped in conditional generate blocks.

 

And of course, you can also add the KEEP attribute as a set_property TCL command in an XDC file.   That also works.

Don't forget to close a thread when possible by accepting a post as a solution.
Scholar watari
Scholar
1,092 Views
Registered: ‎06-16-2013

Re: Inhibit merged flip flop procesure in a specific module by Vivado

Jump to solution

Hi @jmcclusk

 

Thank you for your reply.

I understood your explanation.

After that I found the following ARs. I will refer them.

 

AR #54699

https://www.xilinx.com/support/answers/54699.html

AR #55251

https://www.xilinx.com/support/answers/55251.html

 

Best regards,

0 Kudos