UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie divad997
Newbie
403 Views
Registered: ‎01-29-2018

Latch problem in a simple CPU project

Hey everyone!

 

I need quick help for my project of a simple CPU unit. It generates latches for all registers and i can't figure it out. I generated the scheme and the permit signals are connected only for 3 registers while in the code i connected every register in the same way

 

Here's a pic of that part of the code: https://imgur.com/a/7DxdM

 

As you can see registers 1 2 3 are done in the same way a as register 4 (also others), but they are the only 3 that work. I generated a schematic and it shows only those 3 are connected from the CU - oWE to the permit signal of those 3 registers - iWE

 

There's a zip also with the project if someone is willing to take a quick look :)

 

 

 

 

 

0 Kudos
1 Reply
Scholar richardhead
Scholar
390 Views
Registered: ‎08-01-2012

Re: Latch problem in a simple CPU project

In the CU.vhd file, you didnt assign the outputs in the IDLE state. This will created latches for all of the select lines.