UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor nicruireq
Visitor
314 Views
Registered: ‎06-14-2019

Mark signals to debug in a netlist not shown

Jump to solution

Hi, i'm learning about in-system debugging, I'm trying this tutorial:

https://www.xilinx.com/video/hardware/logic-debug-in-vivado.html

I have a synthesized design and i want to mark as debug the otuput ports but vivado does not show "mark debug" as selectable:

foro1.png But with the signal before OBUF element i can select the "mark debug" option:

foro2.png

Why does this happen?

Thanks.

0 Kudos
1 Solution

Accepted Solutions
Scholar dpaul24
Scholar
306 Views
Registered: ‎08-07-2014

Re: Mark signals to debug in a netlist not shown

Jump to solution

@nicruireq,

But with the signal before OBUF element i can select the "mark debug" option

Because the debug cannot be placed there. It connects to the FPGA pin.

For you it doesn't mak eany difference. It is just a debug point on the other side of the buffer. There is no logical change in the signal.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
2 Replies
Scholar dpaul24
Scholar
307 Views
Registered: ‎08-07-2014

Re: Mark signals to debug in a netlist not shown

Jump to solution

@nicruireq,

But with the signal before OBUF element i can select the "mark debug" option

Because the debug cannot be placed there. It connects to the FPGA pin.

For you it doesn't mak eany difference. It is just a debug point on the other side of the buffer. There is no logical change in the signal.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
Moderator
Moderator
296 Views
Registered: ‎11-04-2010

Re: Mark signals to debug in a netlist not shown

Jump to solution

Hi, @nicruireq ,

I agrees with @dpaul24 .

You can also refer to an old AR, which clarify the limitation of the signal you can observe. It can help you  understand the problem further.

https://www.xilinx.com/support/answers/38115.html

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------