11-09-2018 05:01 AM
It has been three years since the topic here was started, but usage of VHDL-2008 generic types still results in the error message "[Synth 8-27] actual generic type not supported" in Vivado 2018.2.
What is the status of CR#844627? Are there any plans to implement this feature?
11-25-2018 07:57 AM
This looks to be unsupported in 2018.2 as well. Can you please share your RTL file for us to understand the usage and to confirm whether this is supported or not?
Also, if this is not supported I will open a new CR to have this usage supported in next releases.
11-26-2018 01:27 AM
Thanks for your response.
As example code I have two VHDL files: my_register.vhd and my_top_level.vhd. The first is the actual use-case for generic types, the second is used to make the code synthesizable. The goal is to make the my_register entity independent of the input signal type. Normally, this entity would have std_logic_vector types as input and outputs, but these do not map automatically to record types. You would have to build a conversion function from std_logic_vector to my_record and vice versa. When using the my_register entity these conversion functions are not needed, reducing the effort to make a more generic component.
This code does not compile in Vivado 2018.2; both files were set to VHDL 2008.
01-07-2019 11:13 AM
Bumping this in the hopes that this gets fixed. It's so frustrating to constantly be hamstrung by Vivado not supporting aspects of VHDL 2008. This one seems like it'd be widely useful, too!
01-07-2019 10:09 PM
01-08-2019 01:28 AM
01-08-2019 02:05 AM
I tested with std_logic_vector as datatype of record element, is there anything specific you would like me to check. I believe all the supported datatypes should be supported for this usage.
Regarding the AR, the status is still the same and if any element of record is null then whole record will be treated as null. Please let me know if you see different results at your end.
01-08-2019 02:12 AM
Do you have any reasons why 2008 features are being supported before VHDL 1993 bugs are fixed? This null record bug is really frustrating, to me, more so that not having other 2008 features. Vivado is the ONLY tool that has this bizarre issue.
01-10-2019 03:34 AM
I see that there was one CR filed recently for below topic and this feature looks under development now: