UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor george_fornt
Visitor
2,542 Views
Registered: ‎05-18-2017

Vivado active netlists limit

Jump to solution

Hello everybody,

Whenever I try to Synthesize my design I get the following error:

[Common 17-70] Application Exception: Number of active netlists exceeds limit (255)

I looked everywhere I could, but I didn't find any information about what does this limit mean, and how to avoid this error.
Is this "active netlists limit" just a limitation of the software, or is it related to the capacity of the FPGA I'm using? Is there any way to avoid it, or do I have to redo my design in order to reduce the number of netlists?

Thanks in advance for the help,

Jordi

0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
4,161 Views
Registered: ‎05-14-2008

Re: Vivado active netlists limit

Jump to solution

Which Vivado version are you using?

Are you using a lot netlists (EDIF/NGC) in your design?

In which process did you receive this error? Looks like the error did not happen in Synthesis but at the beginning of Implementation, correct?

Can you post a screenshot of the Vivado GUI when this error occurs?

 

Thanks

Vivian

-------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------------------------------
如果提供的信息能解决您的问题,请标记为“接受为解决方案”。
如果您认为帖子有帮助,请点击“奖励”。谢谢!
-------------------------------------------------------------------------------------------------
0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
4,162 Views
Registered: ‎05-14-2008

Re: Vivado active netlists limit

Jump to solution

Which Vivado version are you using?

Are you using a lot netlists (EDIF/NGC) in your design?

In which process did you receive this error? Looks like the error did not happen in Synthesis but at the beginning of Implementation, correct?

Can you post a screenshot of the Vivado GUI when this error occurs?

 

Thanks

Vivian

-------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------------------------------
如果提供的信息能解决您的问题,请标记为“接受为解决方案”。
如果您认为帖子有帮助,请点击“奖励”。谢谢!
-------------------------------------------------------------------------------------------------
0 Kudos
Visitor george_fornt
Visitor
2,379 Views
Registered: ‎05-18-2017

Re: Vivado active netlists limit

Jump to solution

Problem solved!

I was using Vivado 2016.4, WebPACK version. Then I installed Vivado 2017.1 and applied the License for the Desing Editions version, and the problem just vanished, without modifying anything on the design.

Thanks
Jordi

0 Kudos