cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
iammituraj
Visitor
Visitor
336 Views
Registered: ‎04-01-2021

XVLOG command error for SV files

Jump to solution

I have an SV file which I try to compile using xvlog:

 

xvlog ./src/xyz.sv

 

But the above command is throwing errors like "ERROR: [VRFC 10-2939] 'logic' is an unknown type".

Seems like the tool (Vivado 2018.3) is considering xyz.sv as verilog file while invoking xvlog. But the file type under the file properties of xyz.sv is already set correctly as 'System Verilog'. The file compiles and simulates successfully in GUI. But xvlog command on TCL console fails. What am I missing?

0 Kudos
1 Solution

Accepted Solutions
iammituraj
Visitor
Visitor
320 Views
Registered: ‎04-01-2021

I was able to find the problem fortunately.

It has to be:

xvlog -sv ./src/xyz.sv

 

View solution in original post

0 Kudos
1 Reply
iammituraj
Visitor
Visitor
321 Views
Registered: ‎04-01-2021

I was able to find the problem fortunately.

It has to be:

xvlog -sv ./src/xyz.sv

 

View solution in original post

0 Kudos