UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
265 Views
Registered: ‎11-16-2017

how to generate edif of sub module?

how to generate edif of sub module?I use vivado 2017.4

        I want to generate edif for some submodule of my project.So that others can continue to develop .

for instance, project like this 

   TOP.V including 

       |-----aaa.v

       |-----bbb.v

       |-----ccc.v

I use write_edif  only can generate the edif file for top.v . But I want to generate edif for aaa.v bbb.v ccc.v and keep top.v module as a .v file.

       thanks, what should I do? 

 

 

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
206 Views
Registered: ‎07-16-2008

回复: how to generate edif of sub module?

You may want to keep hierarchy of the submodules and try "write_edif -cell" command. Refer to "write_edif -help" for the details.

 

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Moderator
Moderator
177 Views
Registered: ‎07-21-2014

Re: how to generate edif of sub module?

@gg9132qq

You can also set these sub-modules as OOC for synthesis and then use their checkpoint file to write edif file. 

Thanks
Anusheel 

 

0 Kudos