cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Explorer
Explorer
1,854 Views
Registered: ‎08-16-2017

over utilization of DSP blocks

Jump to solution

Hello everyone.

 

I have synthesized a design in Vivado 2017.4.

The utilization report says that - over utilization of DSP blocks. I also see there is under utilization of the LUTs (< 1%).

Is there a way I can map the rest of the design using the LUTS?

I have attached the synthesis reports.

 

Thank you.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Mentor
Mentor
2,356 Views
Registered: ‎02-24-2014

Go to Tools -> Settings, and then select the project settings for Synthesis.     In the option list, set -max_dsp to the maximum number of DSP48's that you want to use. 

 

OR

 

In the TCL console,  give this command (for 333 maximum DSP48's):

 

set_property STEPS.SYNTH_DESIGN.ARGS.MAX_DSP 333 [get_runs synth_1]

Don't forget to close a thread when possible by accepting a post as a solution.

View solution in original post

0 Kudos
5 Replies
Highlighted
Mentor
Mentor
2,357 Views
Registered: ‎02-24-2014

Go to Tools -> Settings, and then select the project settings for Synthesis.     In the option list, set -max_dsp to the maximum number of DSP48's that you want to use. 

 

OR

 

In the TCL console,  give this command (for 333 maximum DSP48's):

 

set_property STEPS.SYNTH_DESIGN.ARGS.MAX_DSP 333 [get_runs synth_1]

Don't forget to close a thread when possible by accepting a post as a solution.

View solution in original post

0 Kudos
Highlighted
Explorer
Explorer
1,835 Views
Registered: ‎08-16-2017

Hi @jmcclusk

 

Thank you! The FPGA I am using has 240 DSP blocks. Are DSP and DSP48 the same? 

0 Kudos
Highlighted
Mentor
Mentor
1,832 Views
Registered: ‎02-24-2014

yes,  DSP48 and DSP are the same.

Don't forget to close a thread when possible by accepting a post as a solution.
0 Kudos
Explorer
Explorer
1,825 Views
Registered: ‎08-16-2017

Cool. Thank you.

It worked!

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
1,795 Views
Registered: ‎08-01-2008

 

please refer this document for design closer

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_3/ug906-vivado-design-analysis.pdf

You can follow the steps below to generate a module level utilization report.

  1. Run Implementation and open the implemented design.
  2. Click Tools --> Report Utilization. This directs you to a dialog box. Click OK.
  3. This opens a window at the bottom of the Vivado IDE where you can see module level utilization.

 

If you want to export the module level utilization to a report file, you can use the below command in the Tcl console of Vivado:

report_utilization -hierarchical  -file location_of_the_report_file

To report the utilization of a specific cell, use the report_utilization Tcl command as follows:

report_utilization -cells sub_module_name

or

report_utilization -cells [get_cells sub_module_name]

 

 

 

Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.