The report after place & route shows that the maximum clock frequency is 95MHz, but there are some timing violations. Now run this project in an about 80MHz environment. Is there any problem with this?
The proper thing to do would be to constrain the design to 80MHz and rebuild it. It may very well run at 80MHz as is, but the correct thing would be to constrain it and verify that it builds without timing errors.